Talent Acquisition at Vipsa Talent Soultion
Views:130 Applications:1 Rec. Actions:Recruiter Actions:0
Design Engineer - RTL (6-15 yrs)
- RTL Design integration requirements with 6+ Years of experiences :
- SoC level Integration and connectivity (AMD specific flow DJ/BIA flow)
- Tile partition/implementation (AMD specific flow)
- Run sanity checks and release gate (AMD specific flow)
- CDC/RDC/LINT (setup, execute, waivers, violations, debug)
- UPF at tile and IP level (setup, execute, waivers, violations, debug)
- Communicate with IP, DV and PD team to sort out issues
- Ability to debug connectivity issues due to design/flow/tool.
