After 10 years, it's time to say goodbye - engineeristic.com will be closing on April 30.

After 10 years, engineeristic.com will be going offline on April 30, 2026. You can continue to browse available job listings until then. We hope engineeristic.com added value to your career in some way, and we're rooting for your continued success ahead. Thank you for being part of our community.
Recruiter Logo
Now Apply on the Go!
Download engineeristic Jobseeker App and get a seamless experience for your job-hunting
03/08 Lakshmi Tankasala
Sr Recruiter at SiMa.ai

Views:172 Applications:0 Rec. Actions:Recruiter Actions:0

SiMa.ai - Principal Hardware Design Verification Engineer (10-20 yrs)

Bangalore Job Code: 32245

About Company :

SiMa.ai is a machine learning company transforming the embedded edge market through high-performance compute at the lowest power. Initially focused on computer vision applications, the company's software-first approach simplifies ML integration and supports the broadest set of capabilities through a purpose-built MLSoC platform, enabling rapid adoption and creating the best of ease-of-use experience. SiMa.ai is led by technologists and business veterans and backed by a set of top investors committed to helping customers scale machine learning at the edge. For more information, visit www.SiMa.ai.

Job Description :

- As the Hardware Design Verification Engineer, you will help lead and develop the verification methodology for SiMa.ai's MLSoC- .

- As the Lead, you will be responsible for developing test plans, testbenches, drivers, monitors and checkers/scoreboard, testcases, coverage analysis and simulation, verify the functionality, performance and other aspects of RTL designs including the block-level and chip/system level, emulation and validation support.

- You will work very closely with the Architecture, RTL/uArch, and cross-functional teams.

Areas of focus :

Verification Methodology, Testbenches, drivers, checkers, test plans. Support for emulation, simulators, chip validation. Active interaction with RTL/uArch team.

Minimum Qualifications :

- BS in Computer Science/EE with 10+ years of experience or MS in Computer Science/EE with 12+ years of experience in HW Design Verification.

- Experience with block level, cluster level or chip/SoC level verification.

- Proficiency in UVM methodology, Constrained Random, Coverage Driven Methodology, Verilog, System Verilog.

- Expertise in scripting languages, python or perl.

- Strong experience in helping emulation and validation.

- Experience with modeling various HW blocks, IPs for verification, emulation.

- Ability to analyze systems-level performance, profiling, and analysis.

Preferred Qualifications :

- ML experience

- C/C++

This job opening was posted long time back. It may not be active. Nor was it removed by the recruiter. Please use your discretion.

Add a note
Something suspicious? Report this job posting.